Chiral-Bubble-Induced Topological Hall Effect in Ferromagnetic Topological Insulator Heterostructures.

We report compelling evidence of an emergent topological Hall effect (THE) from chiral bubbles in a two-dimensional uniaxial ferromagnet, V-doped Sb2Te3 heterostructure. The sign of THE signal is determined by the net curvature of domain walls in different domain configurations, and the strength of THE signal is correlated with the density of nucleation or pinned bubble domains. The experimental results are in good agreement with the integrated linear transport and Monte Carlo simulations, corroborating the emergent gauge field at chiral magnetic bubbles. Our findings not only reveal a general mechanism of THE in two-dimensional ferromagnets but also pave the way for the creation and manipulation of topological spin textures for spintronic applications.

Temporal State Machines: Using Temporal Memory to Stitch Time-based Graph Computations.

Race logic, an arrival-time-coded logic family, has demonstrated energy and performance improvements for applications ranging from dynamic programming to machine learning. However, the various ad hoc mappings of algorithms into hardware rely on researcher ingenuity and result in custom architectures that are difficult to systematize. We propose to associate race logic with the mathematical field of tropical algebra, enabling a more methodical approach toward building temporal circuits. This association between the mathematical primitives of tropical algebra and generalized race logic computations guides the design of temporally coded tropical circuits. It also serves as a framework for expressing high-level timing-based algorithms. This abstraction, when combined with temporal memory, allows for the systematic exploration of race logic-based temporal architectures by making it possible to partition feed-forward computations into stages and organize them into a state machine. We leverage analog memristor-based temporal memories to design such a state machine that operates purely on time-coded wavefronts. We implement a version of Dijkstra's algorithm to evaluate this temporal state machine. This demonstration shows the promise of expanding the expressibility of temporal computing to enable it to deliver significant energy and throughput advantages.

Roadmap on emerging hardware and technology for machine learning.

Recent progress in artificial intelligence is largely attributed to the rapid development of machine learning, especially in the algorithm and neural network models. However, it is the performance of the hardware, in particular the energy efficiency of a computing system that sets the fundamental limit of the capability of machine learning. Data-centric computing requires a revolution in hardware systems, since traditional digital computers based on transistors and the von Neumann architecture were not purposely designed for neuromorphic computing. A hardware platform based on emerging devices and new architecture is the hope for future computing with dramatically improved throughput and energy efficiency. Building such a system, nevertheless, faces a number of challenges, ranging from materials selection, device optimization, circuit fabrication and system integration, to name a few. The aim of this Roadmap is to present a snapshot of emerging hardware technologies that are potentially beneficial for machine learning, providing the Nanotechnology readers with a perspective of challenges and opportunities in this burgeoning field.

Energy-efficient stochastic computing with superparamagnetic tunnel junctions.

Superparamagnetic tunnel junctions (SMTJs) have emerged as a competitive, realistic nanotechnology to support novel forms of stochastic computation in CMOS-compatible platforms. One of their applications is to generate random bitstreams suitable for use in stochastic computing implementations. We describe a method for digitally programmable bitstream generation based on pre-charge sense amplifiers. This generator is significantly more energy efficient than SMTJ-based bitstream generators that tune probabilities with spin currents and a factor of two more efficient than related CMOS-based implementations. The true randomness of this bitstream generator allows us to use them as the fundamental units of a novel neural network architecture. To take advantage of the potential savings, we codesign the algorithm with the circuit, rather than directly transcribing a classical neural network into hardware. The flexibility of the neural network mathematics allows us to adapt the network to the explicitly energy efficient choices we make at the device level. The result is a convolutional neural network design operating at ≈ 150 nJ per inference with 97 % performance on MNIST-a factor of 1.4 to 7.7 improvement in energy efficiency over comparable proposals in the recent literature.

Streaming Batch Eigenupdates for Hardware Neural Networks.

Neural networks based on nanodevices, such as metal oxide memristors, phase change memories, and flash memory cells, have generated considerable interest for their increased energy efficiency and density in comparison to graphics processing units (GPUs) and central processing units (CPUs). Though immense acceleration of the training process can be achieved by leveraging the fact that the time complexity of training does not scale with the network size, it is limited by the space complexity of stochastic gradient descent, which grows quadratically. The main objective of this work is to reduce this space complexity by using low-rank approximations of stochastic gradient descent. This low spatial complexity combined with streaming methods allows for significant reductions in memory and compute overhead, opening the door for improvements in area, time and energy efficiency of training. We refer to this algorithm and architecture to implement it as the streaming batch eigenupdate (SBE) approach.

Spin chirality fluctuation in two-dimensional ferromagnets with perpendicular magnetic anisotropy.

Non-coplanar spin textures with scalar spin chirality can generate an effective magnetic field that deflects the motion of charge carriers, resulting in a topological Hall effect (THE)1-3. However, spin chirality fluctuations in two-dimensional ferromagnets with perpendicular magnetic anisotropy have not been considered so far. Here, we report evidence of spin chirality fluctuations by probing the THE above the Curie temperature in two different ferromagnetic ultra-thin films, SrRuO3 and V-doped Sb2Te3. The temperature, magnetic field, thickness and carrier-type dependence of the THE signal, along with Monte Carlo simulations, suggest that spin chirality fluctuations are a common phenomenon in two-dimensional ferromagnets with perpendicular magnetic anisotropy. Our results open a path for exploring spin chirality with topological Hall transport in two-dimensional magnets and beyond4-7.

Antiferromagnetic Spin Wave Field-Effect Transistor.

In a collinear antiferromagnet with easy-axis anisotropy, symmetry dictates that the spin wave modes must be doubly degenerate. Theses two modes, distinguished by their opposite polarization and available only in antiferromagnets, give rise to a novel degree of freedom to encode and process information. We show that the spin wave polarization can be manipulated by an electric field induced Dzyaloshinskii-Moriya interaction and magnetic anisotropy. We propose a prototype spin wave field-effect transistor which realizes a gate-tunable magnonic analog of the Faraday effect, and demonstrate its application in THz signal modulation. Our findings open up the exciting possibility of digital data processing utilizing antiferromagnetic spin waves and enable the direct projection of optical computing concepts onto the mesoscopic scale.