Your browser doesn't support javascript.
loading
Contrary Logic Pair Library, Parity Generator/Checker and Various Concatenated Logic Circuits Engineered by a Label-Free and Immobilization-Free Electrochemiluminescence Resonance Energy Transfer System.
Zhu, Liping; Yu, Linying; Meng, Tian; Peng, Yao; Yang, Xiurong.
Afiliação
  • Zhu L; University of Science and Technology of China, Hefei, Anhui, 230026, P. R. China.
  • Yu L; University of Science and Technology of China, Hefei, Anhui, 230026, P. R. China.
  • Meng T; State Key Laboratory of Electroanalytical Chemistry, Changchun Institute of Applied Chemistry, Chinese Academy of Sciences, Changchun, Jilin, 130022, P. R. China.
  • Peng Y; University of Science and Technology of China, Hefei, Anhui, 230026, P. R. China.
  • Yang X; State Key Laboratory of Electroanalytical Chemistry, Changchun Institute of Applied Chemistry, Chinese Academy of Sciences, Changchun, Jilin, 130022, P. R. China.
Small ; 17(46): e2102881, 2021 11.
Article em En | MEDLINE | ID: mdl-34792279
Herein, a label-free and immobilization-free electrochemiluminescence resonance energy transfer (ECL-RET) system based on graphitic carbon nitride nanosheets (GCNNs)/Ru(phen)32+ donor/acceptor pair is developed, in which the ECL-RET is regulated by regulating the diffusivity of Ru(phen)32+ molecules toward the negatively charged GCNNs through logically programmed DNA hybridization reactions. The two optical signals of GCNNs (445 nm) and Ru(phen)32+ (593 nm) show completely opposite changes through the same one-time DNA hybridization reaction. Based on this ECL-RET system, a contrary logic pair (CLP) library, a parity generator/checker system for differentiating the erroneous bits during data transmission, the parity checker to identify the even/odd natural numbers from 0 to 9, and a series of concatenated logic circuits including a six-input logic gate capable of implementing of 64 input combinations for meeting the needs of computational complexity are developed. The ECL-RET-based molecular logic system avoids the time-consuming, costly and inefficient labeling procedures and the laborious processes of immobilization, presenting great potential for building more complicated and advanced logic gates, and providing a refreshing inspiration for the construction of combinatorial logic circuits based on ECL method.
Palavras-chave

Texto completo: 1 Coleções: 01-internacional Base de dados: MEDLINE Idioma: En Revista: Small Ano de publicação: 2021 Tipo de documento: Article

Texto completo: 1 Coleções: 01-internacional Base de dados: MEDLINE Idioma: En Revista: Small Ano de publicação: 2021 Tipo de documento: Article