Your browser doesn't support javascript.
loading
Mostrar: 20 | 50 | 100
Resultados 1 - 5 de 5
Filtrar
Mais filtros

Base de dados
Tipo de documento
Intervalo de ano de publicação
1.
ACS Appl Mater Interfaces ; 12(2): 3104-3113, 2020 Jan 15.
Artigo em Inglês | MEDLINE | ID: mdl-31845581

RESUMO

The size of the advanced Cu interconnects has been significantly reduced, reaching the current 7.0 nm node technology and below. With the relentless scaling-down of microelectronic devices, the advanced Cu interconnects thus requires an ultrathin and reliable diffusion barrier layer to prevent Cu diffusion into the surrounding dielectric. In this paper, amorphous carbon (a-C) layers of 0.75-2.5 nm thickness have been studied for use as copper diffusion barriers. The barrier performance and thermal stability of the a-C layers were evaluated by annealing Cu/SiO2/Si metal-oxide-semiconductor (MOS) samples with and without an a-C diffusion barrier at 400 °C for 10 h. Microstructure and elemental analysis performed by transmission electron microscopy (TEM) and secondary ion mass spectroscopy showed that no Cu diffusion into the SiO2 layer occurred in the presence of the a-C barrier layer. However, current density-electric field and capacitance-voltage measurements showed that 0.75 and 2.5 nm thick a-C barriers behave differently because of different microstructures being formed in each thickness after annealing. The presence of the 0.75 nm thick a-C barrier layer considerably improved the reliability of the fabricated MOS samples. In contrast, the reliability of MOS samples with a 2.5 nm thick a-C barrier was degraded by sp2 clustering and microstructural change from amorphous phase to nanocrystalline state during annealing. These results were confirmed by Raman spectroscopy, X-ray photoelectron spectroscopy and TEM analysis. This study provides evidence that an 0.75 nm thick a-C layer is a reliable diffusion barrier.

2.
Sci Rep ; 7(1): 11337, 2017 09 12.
Artigo em Inglês | MEDLINE | ID: mdl-28900097

RESUMO

Changes in the electrical properties and thermal stability of HfO2 grown on Al2O3-passivated InSb by atomic layer deposition (ALD) were investigated. The deposited HfO2 on InSb at a temperature of 200 °C was in an amorphous phase with low interfacial defect states. During post-deposition annealing (PDA) at 400 °C, In-Sb bonding was dissociated and diffusion through HfO2 occurred. The diffusion of indium atoms from the InSb substrate into the HfO2 increased during PDA at 400 °C. Most of the diffused atoms reacted with oxygen in the overall HfO2 layer, which degraded the capacitance equivalent thickness (CET). However, since a 1-nm-thick Al2O3 passivation layer on the InSb substrate effectively reduced the diffusion of indium atoms, we could significantly improve the thermal stability of the capacitor. In addition, we could dramatically reduce the gate leakage current by the Al2O3 passivation layer. Even if the border traps measured by C-V data were slightly larger than those of the as-grown sample without the passivation layer, the interface trap density was reduced by the Al2O3 passivation layer. As a result, the passivation layer effectively improved the thermal stability of the capacitor and reduced the interface trap density, compared with the sample without the passivation layer.

3.
ACS Appl Mater Interfaces ; 9(1): 566-572, 2017 Jan 11.
Artigo em Inglês | MEDLINE | ID: mdl-27977917

RESUMO

To synthesize a thermally robust Ni1-xPtxSi film suitable for ultrashallow junctions in advanced metal-oxide-semiconductor field-effect transistors, we used a continuous laser beam to carry out millisecond annealing (MSA) on a preformed Ni-rich silicide film at a local surface temperature above 1000 °C while heating the substrate to initiate a phase transition. The melting and quenching process by this unique high-temperature MSA process formed a Ni1-xPtxSi film with homogeneous Pt distribution across the entire film thickness. After additional substantial thermal treatment up to 800 °C, the noble Ni1-xPtxSi film maintained a low-resistive phase without agglomeration and even exhibited interface flattening with the underlying Si substrate.

4.
ACS Appl Mater Interfaces ; 6(16): 14712-7, 2014 Aug 27.
Artigo em Inglês | MEDLINE | ID: mdl-25093916

RESUMO

An ultrathin Ni interlayer (∼1 nm) was introduced between a TaN-capped Er film and a Si substrate to prevent the formation of surface defects during thermal Er silicidation. A nickel silicide interfacial layer formed at low temperatures and incurred uniform nucleation and the growth of a subsequently formed erbium silicide film, effectively inhibiting the generation of recessed-type surface defects and improving the surface roughness. As a side effect, the complete transformation of Er to erbium silicide was somewhat delayed, and the electrical contact property at low annealing temperatures was dominated by the nickel silicide phase with a high Schottky barrier height. After high-temperature annealing, the early-formed interfacial layer interacted with the growing erbium silicide, presumably forming an erbium silicide-rich Er-Si-Ni mixture. As a result, the electrical contact property reverted to that of the low-resistive erbium silicide/Si contact case, which warrants a promising source/drain contact application for future high-performance metal-oxide-semiconductor field-effect transistors.

5.
ACS Appl Mater Interfaces ; 5(23): 12744-50, 2013 Dec 11.
Artigo em Inglês | MEDLINE | ID: mdl-24245709

RESUMO

The phase development and defect formation during the silicidation reaction of sputter-deposited Er films on Si with ∼20-nm-thick Ta and TaN capping layers were examined. TaN capping effectively prevented the oxygen incorporation from the annealing atmosphere, which resulted in complete conversion to the ErSi2-x phase. However, significant oxygen penetration through the Ta capping layer inhibited the ErSi2-x formation, and incurred the growth of several Er-Si-O phases, even consuming the ErSi2-x layer formed earlier. Both samples produced a number of small recessed defects at an early silicidation stage. However, large rectangular or square-shaped surface defects, which were either pitlike or pyramidal depending on the capping layer identity, were developed as the annealing temperature increased. The origin of different defect generation mechanisms was suggested based on the capping layer-dependent silicidation kinetics.

SELEÇÃO DE REFERÊNCIAS
DETALHE DA PESQUISA