Your browser doesn't support javascript.
loading
Photonic ADC: overcoming the bottleneck of electronic jitter.
Khilo, Anatol; Spector, Steven J; Grein, Matthew E; Nejadmalayeri, Amir H; Holzwarth, Charles W; Sander, Michelle Y; Dahlem, Marcus S; Peng, Michael Y; Geis, Michael W; DiLello, Nicole A; Yoon, Jung U; Motamedi, Ali; Orcutt, Jason S; Wang, Jade P; Sorace-Agaskar, Cheryl M; Popovic, Milos A; Sun, Jie; Zhou, Gui-Rong; Byun, Hyunil; Chen, Jian; Hoyt, Judy L; Smith, Henry I; Ram, Rajeev J; Perrott, Michael; Lyszczarz, Theodore M; Ippen, Erich P; Kärtner, Franz X.
Afiliação
  • Khilo A; Department of Electrical Engineering and Computer Science and Research Laboratory of Electronics, Massachusetts Institute of Technology, 77 Massachusetts Avenue, Cambridge, Massachusetts 02139, USA.
Opt Express ; 20(4): 4454-69, 2012 Feb 13.
Article em En | MEDLINE | ID: mdl-22418205
ABSTRACT
Accurate conversion of wideband multi-GHz analog signals into the digital domain has long been a target of analog-to-digital converter (ADC) developers, driven by applications in radar systems, software radio, medical imaging, and communication systems. Aperture jitter has been a major bottleneck on the way towards higher speeds and better accuracy. Photonic ADCs, which perform sampling using ultra-stable optical pulse trains generated by mode-locked lasers, have been investigated for many years as a promising approach to overcome the jitter problem and bring ADC performance to new levels. This work demonstrates that the photonic approach can deliver on its promise by digitizing a 41 GHz signal with 7.0 effective bits using a photonic ADC built from discrete components. This accuracy corresponds to a timing jitter of 15 fs - a 4-5 times improvement over the performance of the best electronic ADCs which exist today. On the way towards an integrated photonic ADC, a silicon photonic chip with core photonic components was fabricated and used to digitize a 10 GHz signal with 3.5 effective bits. In these experiments, two wavelength channels were implemented, providing the overall sampling rate of 2.1 GSa/s. To show that photonic ADCs with larger channel counts are possible, a dual 20-channel silicon filter bank has been demonstrated.

Texto completo: 1 Base de dados: MEDLINE Idioma: En Ano de publicação: 2012 Tipo de documento: Article

Texto completo: 1 Base de dados: MEDLINE Idioma: En Ano de publicação: 2012 Tipo de documento: Article