Your browser doesn't support javascript.
loading
Mostrar: 20 | 50 | 100
Resultados 1 - 2 de 2
Filtrar
Mais filtros

Base de dados
Ano de publicação
Tipo de documento
Intervalo de ano de publicação
1.
Opt Express ; 26(15): 19548-19554, 2018 Jul 23.
Artigo em Inglês | MEDLINE | ID: mdl-30114125

RESUMO

The demonstration of a color display metasurface on a 12-inch silicon wafer with critical dimension (CD) below 100 nm by complementary metal-oxide semiconductor (CMOS) compatible technology is reported for the first time. The 193 nm ArF deep UV immersion lithography is leveraged instead of electron beam lithography (EBL) to pattern the metasurface, which greatly improves the efficiency while keeping a high resolution. The demonstrated metasurface successfully generates the resonant modes and reflects the lights at resonance wavelengths, giving its display in red, green, and blue (RGB) colors. The wafer-level uniformities of CD and reflection characteristic of the metasurface are measured and analyzed. The experimental data show that they are well controlled in the fabrication process. The work provides a promising route towards mass production of dielectric metasurfaces.

2.
Sci Rep ; 3: 3225, 2013 Nov 15.
Artigo em Inglês | MEDLINE | ID: mdl-24232956

RESUMO

A novel technique using surface tension to locally bond germanium (Ge) on silicon (Si) is presented for fabricating high performance Ge/Si photodiodes. Surface tension is a cohesive force among liquid molecules that tends to bring contiguous objects in contact to maintain a minimum surface energy. We take advantage of this phenomenon to fabricate a heterojunction optoelectronic device where the lattice constants of joined semiconductors are different. A high-speed Ge/Si heterojunction waveguide photodiode is presented by microbonding a beam-shaped Ge, first grown by rapid-melt-growth (RMG) method, on top of a Si waveguide via surface tension. Excellent device performances such as an operating bandwidth of 17 GHz and a responsivity of 0.66 and 0.70 A/W at the reverse bias of -4 and -6 V, respectively, are demonstrated. This technique can be simply implemented via modern complementary metal-oxide-semiconductor (CMOS) fabrication technologies for integrating Ge on Si devices.

SELEÇÃO DE REFERÊNCIAS
DETALHE DA PESQUISA