Your browser doesn't support javascript.
loading
Implementation of High Time Delay Accuracy of Ultrasonic Phased Array Based on Interpolation CIC Filter.
Liu, Peilu; Li, Xinghua; Li, Haopeng; Su, Zhikun; Zhang, Hongxu.
Afiliación
  • Liu P; State Key Laboratory of Precision Measuring Technology and Instruments, Tianjin University, Tianjin 300072, China. liupeilu@tju.edu.cn.
  • Li X; State Key Laboratory of Precision Measuring Technology and Instruments, Tianjin University, Tianjin 300072, China. lixinghua@tju.edu.cn.
  • Li H; State Key Laboratory of Precision Measuring Technology and Instruments, Tianjin University, Tianjin 300072, China. lhp19911119@126.com.
  • Su Z; State Key Laboratory of Precision Measuring Technology and Instruments, Tianjin University, Tianjin 300072, China. suzhikun@tju.edu.cn.
  • Zhang H; State Key Laboratory of Precision Measuring Technology and Instruments, Tianjin University, Tianjin 300072, China. zhanghongxv123@tju.edu.cn.
Sensors (Basel) ; 17(10)2017 Oct 12.
Article en En | MEDLINE | ID: mdl-29023385
ABSTRACT
In order to improve the accuracy of ultrasonic phased array focusing time delay, analyzing the original interpolation Cascade-Integrator-Comb (CIC) filter, an 8× interpolation CIC filter parallel algorithm was proposed, so that interpolation and multichannel decomposition can simultaneously process. Moreover, we summarized the general formula of arbitrary multiple interpolation CIC filter parallel algorithm and established an ultrasonic phased array focusing time delay system based on 8× interpolation CIC filter parallel algorithm. Improving the algorithmic structure, 12.5% of addition and 29.2% of multiplication was reduced, meanwhile the speed of computation is still very fast. Considering the existing problems of the CIC filter, we compensated the CIC filter; the compensated CIC filter's pass band is flatter, the transition band becomes steep, and the stop band attenuation increases. Finally, we verified the feasibility of this algorithm on Field Programming Gate Array (FPGA). In the case of system clock is 125 MHz, after 8× interpolation filtering and decomposition, time delay accuracy of the defect echo becomes 1 ns. Simulation and experimental results both show that the algorithm we proposed has strong feasibility. Because of the fast calculation, small computational amount and high resolution, this algorithm is especially suitable for applications with high time delay accuracy and fast detection.
Palabras clave

Texto completo: 1 Colección: 01-internacional Base de datos: MEDLINE Idioma: En Revista: Sensors (Basel) Año: 2017 Tipo del documento: Article País de afiliación: China

Texto completo: 1 Colección: 01-internacional Base de datos: MEDLINE Idioma: En Revista: Sensors (Basel) Año: 2017 Tipo del documento: Article País de afiliación: China