High-Current-Density Vertical-Tunneling Transistors from Graphene/Highly Doped Silicon Heterostructures.
Adv Mater
; 28(21): 4120-5, 2016 Jun.
Article
em En
| MEDLINE
| ID: mdl-27038143
Scalable fabrication of vertical-tunneling transistors is presented based on heterostructures formed between graphene, highly doped silicon, and its native oxide. Benefiting from the large density of states of highly doped silicon, the tunneling transistors can deliver a current density over 20 A cm(-2) . This study demonstrates that the interfacial native oxide plays a crucial role in governing the carrier transport in graphene-silicon heterostructures.
Texto completo:
1
Base de dados:
MEDLINE
Idioma:
En
Ano de publicação:
2016
Tipo de documento:
Article