Your browser doesn't support javascript.
loading
Mostrar: 20 | 50 | 100
Resultados 1 - 3 de 3
Filtrar
Más filtros

Banco de datos
Tipo del documento
Asunto de la revista
País de afiliación
Intervalo de año de publicación
1.
PLoS One ; 18(9): e0291429, 2023.
Artículo en Inglés | MEDLINE | ID: mdl-37768962

RESUMEN

Novel hardware architectures for dynamic reconfigurable implementation of 64-bit MISTY1 and KASUMI block ciphers are proposed to enhance the performance of cryptographic chips for secure IoT applications. The SRL32 primitive (Reconfigurable Look up Tables-RLUTs) and DPR (Dynamic Partial Reconfiguration) are employed to reconfigure single round MISTY1 / KASUMI algorithms on the run-time. The RLUT based architecture attains dynamic logic functionality without extra hardware resources by internally modifying the LUT contents. The proposed adaptive reconfiguration can be adopted as a productive countermeasure against malicious attacks with the added advantage of less reconfiguration time (RT). On the other hand, the block architecture reconfigures the core hardware by externally uploading the partial bit stream and has significant advantages in terms of low area implementation and power reduction. Implementation was carried out on FPGA, Xilinx Virtex 7. The results showed remarkable results with very low area of 668 / 514 CLB slices consuming 460 / 354 mW for RLUT and DPR architectures respectively. Moreover, the throughput obtained for RLUT architecture was found as 364 Mbps with very less RT of 445 nsec while DPR architecture achieved speed of 176 Mbps with RT of 1.1 msec. The novel architectures outperform the stand-alone existing hardware designs of MISTY1 and KASUMI implementations by adding the dynamic reconfigurability while at the same achieving high performance in terms of area and throughput. Design details of proposed unified architectures and comprehensive analysis is described.

2.
Micromachines (Basel) ; 14(2)2023 Feb 16.
Artículo en Inglés | MEDLINE | ID: mdl-36838163

RESUMEN

This manuscript examines the design principle and real-world validation of a new miniaturized high-performance flower-shaped radiator (FSR). The antenna prototype consists of an ultracompact square metallic patch of 0.116λ0 × 0.116λ0 (λ0 is the free space wavelength at 3.67 GHz), a rectangular microstrip feed network, and a partial metal ground plane. A novel, effective, and efficient approach based on open circuit loaded stubs is employed to achieve the antenna's optimal performance features. Rectangular, triangular, and circular disc stubs were added to the simple structure of the square radiator, and hence, the FSR configuration was formed. The proposed antenna was imprinted on a low-cost F4B laminate with low profile thickness of 0.018λ0, relative permittivity εr = 2.55, and dielectric loss tangent δ = 0.0018. The designed radiator has an overall small size of 0.256λ0 × 0.354λ0. The parameter study of multiple variables and their influence on the performance results has been extensively studied. Moreover, the impact of different substrate materials, impedance bandwidths, resonance tuning, and impedance matching has also been analyzed. The proposed antenna model has been designed, simulated, and fabricated. The designed antenna exhibits a wide bandwidth of 5.33 GHz ranging from 3.67 to 9.0 GHz at 10 dB return loss, which resulted in an 83.6% fractional impedance bandwidth; a maximum gain of 7.3 dBi at 8.625 GHz; optimal radiation efficiency of 89% at 4.5 GHz; strong intensity current flow across the radiator; and stable monopole-like far-field radiation patterns. Finally, a comparison between the scientific results and newly published research has been provided. The antenna's high-performance simulated and measured results are in a good agreement; hence, they make the proposed antenna an excellent choice for modern smartphones' connectivity with the sub-6 GHz frequency spectrum of modern fifth-generation (5G) mobile communication application.

3.
PeerJ Comput Sci ; 7: e709, 2021.
Artículo en Inglés | MEDLINE | ID: mdl-34616889

RESUMEN

With the recent development in network technology over a few years, digital works can be easily published online. One of the main issues in the field of digital technology is the infringement of digital works, which can seriously damage the data owners' rights and affects the enthusiasm of the owners to create original work. Thus, more attention is required for the protection of digital copyright as it has a great impact on the development of society. Many digital copyright protection techniques were developed in the past, but still, there are many loopholes in the protection systems to be covered. The protection means are still relatively weak, timeliness is poor, infringement is frequent, a right determination is cumbersome, and the results are not ideal. Aiming at the mentioned problems, this paper proposes a protection technique, which can realize the automatic management of the complete digital rights life cycle on the blockchain using fabric's smart contract technology. The proposed system is based on blockchain technology, which leverages the distributed, tamper-proof and traceable characteristics of blockchain. The system uses smart contracts to manage the full life cycle of digital copyright. The test results show that the proposed system provides effective protection of the digital copyright system and can efficiently confirm the rights of digital copyright.

SELECCIÓN DE REFERENCIAS
DETALLE DE LA BÚSQUEDA