Your browser doesn't support javascript.
loading
Mostrar: 20 | 50 | 100
Resultados 1 - 2 de 2
Filtrar
Mais filtros










Base de dados
Intervalo de ano de publicação
1.
IEEE Trans Biomed Circuits Syst ; 9(5): 641-51, 2015 Oct.
Artigo em Inglês | MEDLINE | ID: mdl-26390500

RESUMO

This paper describes an electrocardiograph (ECG) monitoring SoC using a non-volatile MCU (NVMCU) and a noise-tolerant instantaneous heartbeat detector. The novelty of this work is the combination of the non-volatile MCU for normally off computing and a noise-tolerant-QRS (heartbeat) detector to achieve both low-power and noise tolerance. To minimize the stand-by current of MCU, a non-volatile flip-flop and a 6T-4C NVRAM are used. Proposed plate-line charge-share and bit-line non-precharge techniques also contribute to mitigate the active power overhead of 6T-4C NVRAM. The proposed accurate heartbeat detector uses coarse-fine autocorrelation and a template matching technique. Accurate heartbeat detection also contributes system-level power reduction because the active ratio of ADC and digital block can be reduced using heartbeat prediction. Measurement results show that the fully integrated ECG-SoC consumes 6.14 µ A including 1.28- µA non-volatile MCU and 0.7- µA heartbeat detector.


Assuntos
Eletrocardiografia/instrumentação , Frequência Cardíaca/fisiologia , Processamento de Sinais Assistido por Computador , Telemedicina/instrumentação , Algoritmos , Engenharia Biomédica/instrumentação , Eletrocardiografia/métodos , Desenho de Equipamento , Humanos , Telemedicina/métodos
2.
IEEE Trans Biomed Circuits Syst ; 9(5): 733-42, 2015 Oct.
Artigo em Inglês | MEDLINE | ID: mdl-25423655

RESUMO

To prevent lifestyle diseases, wearable bio-signal monitoring systems for daily life monitoring have attracted attention. Wearable systems have strict size and weight constraints, which impose significant limitations of the battery capacity and the signal-to-noise ratio of bio-signals. This report describes an electrocardiograph (ECG) processor for use with a wearable healthcare system. It comprises an analog front end, a 12-bit ADC, a robust Instantaneous Heart Rate (IHR) monitor, a 32-bit Cortex-M0 core, and 64 Kbyte Ferroelectric Random Access Memory (FeRAM). The IHR monitor uses a short-term autocorrelation (STAC) algorithm to improve the heart-rate detection accuracy despite its use in noisy conditions. The ECG processor chip consumes 13.7 µA for heart rate logging application.


Assuntos
Eletrocardiografia Ambulatorial/instrumentação , Processamento de Sinais Assistido por Computador/instrumentação , Telemedicina/instrumentação , Adulto , Algoritmos , Vestuário , Desenho de Equipamento , Frequência Cardíaca/fisiologia , Humanos , Masculino , Adulto Jovem
SELEÇÃO DE REFERÊNCIAS
DETALHE DA PESQUISA
...