Your browser doesn't support javascript.
loading
Cellular automata imbedded memristor-based recirculated logic in-memory computing.
Liu, Yanming; Tian, He; Wu, Fan; Liu, Anhan; Li, Yihao; Sun, Hao; Lanza, Mario; Ren, Tian-Ling.
Afiliação
  • Liu Y; School of Integrated Circuits, Tsinghua University, 100084, Beijing, China.
  • Tian H; Beijing National Research Center for Information Science and Technology (BNRist), Tsinghua University, 100084, Beijing, China.
  • Wu F; School of Integrated Circuits, Tsinghua University, 100084, Beijing, China. tianhe88@tsinghua.edu.cn.
  • Liu A; Beijing National Research Center for Information Science and Technology (BNRist), Tsinghua University, 100084, Beijing, China. tianhe88@tsinghua.edu.cn.
  • Li Y; School of Integrated Circuits, Tsinghua University, 100084, Beijing, China.
  • Sun H; Beijing National Research Center for Information Science and Technology (BNRist), Tsinghua University, 100084, Beijing, China.
  • Lanza M; School of Integrated Circuits, Tsinghua University, 100084, Beijing, China.
  • Ren TL; Beijing National Research Center for Information Science and Technology (BNRist), Tsinghua University, 100084, Beijing, China.
Nat Commun ; 14(1): 2695, 2023 May 10.
Article em En | MEDLINE | ID: mdl-37165017
ABSTRACT
Memristor-based circuits offer low hardware costs and in-memory computing, but full-memristive circuit integration for different algorithm remains limited. Cellular automata (CA) has been noticed for its well-known parallel, bio-inspired, computational characteristics. Running CA on conventional chips suffers from low parallelism and high hardware costs. Establishing dedicated hardware for CA remains elusive. We propose a recirculated logic operation scheme (RLOS) using memristive hardware and 2D transistors for CA evolution, significantly reducing hardware complexity. RLOS's versatility supports multiple CA algorithms on a single circuit, including elementary CA rules and more complex majority classification and edge detection algorithms. Results demonstrate up to a 79-fold reduction in hardware costs compared to FPGA-based approaches. RLOS-based reservoir computing is proposed for edge computing development, boasting the lowest hardware cost (6 components/per cell) among existing implementations. This work advances efficient, low-cost CA hardware and encourages edge computing hardware exploration.

Texto completo: 1 Coleções: 01-internacional Base de dados: MEDLINE Idioma: En Revista: Nat Commun Assunto da revista: BIOLOGIA / CIENCIA Ano de publicação: 2023 Tipo de documento: Article País de afiliação: China

Texto completo: 1 Coleções: 01-internacional Base de dados: MEDLINE Idioma: En Revista: Nat Commun Assunto da revista: BIOLOGIA / CIENCIA Ano de publicação: 2023 Tipo de documento: Article País de afiliação: China